FPGA Implementation of a Novel Gaussian Filter Using Power Optimized Approximate Adders

Jamshid M Basheer¹, Murugesh V²
¹Mononmaniam Sundaranar University, Tirunelveli, India
²Department of Computer Engineering, College of Computer Science, King Khalid University, Saudi Arabia

ABSTRACT

Smoothing filters are essential for noise removal and image restoration. Gaussian filters are used in many digital image and video processing systems. Hence the hardware implementation of the Gaussian filter becomes a reliable solution for real time image processing applications. This paper discusses the implementation of a novel Gaussian smoothing filter with low power approximate adders in Field Programmable Gate Array (FPGA). The proposed Gaussian filter is applied to restore the noisy images in the proposed system. Original test images with 512x512 pixels were taken and divided into 4x4 blocks with 256x256 pixels. The proposed technique has been applied and the performance metrics were measured for various simulation criteria. The proposed algorithm is also implemented using approximate adders, since approximate adders had been recognized as a reliable alternate for error tolerant applications in circuit based metrics such as power, area and delay where the accuracy may be considered for trade off.

Keywords: Approximate adders, FPGA, Gaussian filter, Image processing, Low power

1. INTRODUCTION

Computer vision and Image processing are attaining tremendous scope in various real life applications like security systems, robotics, quality control, and automation. Gaussian smoothing filter is the most common filter which is applied for smoothing images. In real life scenario, images are recorded to display the pictorial information. The recorded original image might be degraded due to imperfections in the imaging and the method of capture. Eliminating the blur or noise from the image to be processed is essential operation to many of the image processing techniques. Quality of the images is reduced by different degradations like instantaneous noise, blur, color imperfections, geometrical degradations and imperfect illumination. The intention of the image restoration process is to estimate the difference between the blurred image and the original image to apply the respective technique. Image restoration is used in medical, astronomy and forensic field [1].

The process of restoring the image is nothing but extracting the good image from the blurred and noisy image. The blind image deconvolution process is often referred to as a combination of image restoration [2]. If the original image which does not contain any noise or blur is denoted by \( i(a_1, b_1) \), then the recorded image \( k(a_1, b_1) \) is modeled as follows.

\[
k(a_1, b_1) = m(a_1, b_1) * i(a_1, b_1) + j(a_1, b_1)
\]  

(1)

where, \( m(a_1, b_1) \) represents the blurring function; \( j(a_1, b_1) \) represents the noise.
Figure 1, depicts the representation of spatial and Fourier domain images. The other way of describing Equation (1) is through its spectral equivalence. By using Discrete Fourier transforms to Equation (1), mentioned in Equation 2,

$$K(u_1, v_1) = M(u_1, v_1)I(u_1, v_1) + J(u_1, v_1)$$

(2)

Where, \((u_1, v_1)\) are spatial coordinates and Fourier transforms of the spatial coordinates were represented by the uppercase. Either Equation (1) or Equation (2) are used to represent image restoration algorithm [3]. Image restoration can be realized in Fourier domain by its spectral representation. In Equation (1) and Equation (2), the noise \(J(a_1, b_1)\) is represented as an additive term. White noise is taken with zero mean [4].

![Figure 1. (a) Spatial domain Image (b) Fourier domain Image](image)

The general image restoration process is depicted in Figure 2. The actual test image \(i(a_1, b_1)\) is blurred by the blurring function \(m(a_1, b_1)\) and then additive Gaussian noise \(j(a_1, b_1)\) is added to the original test image. The degraded image \(k(a_1, b_1)\) is then passed through the restoration filter \(R(a_1, b_1)\) and the restored image is represented as \(i'(a_1, b_1)\) [5].

![Figure 2. Image Restoration Process Model](image)

Many image restoration algorithms or methods are found in the review of literature. Every algorithm has its own merits and demerits. A nonlocal and local consistency based mixed Gaussian impulse noise removal technique is discussed [6]. Hyper Laplace prior method is used to measure the local consistency by exploiting the local smoothness of images. Image restoration with texture preserving and dyadic bounded mean method is proposed. In this method the proposed model is transformed into wavelet domain. Space adaptive Lagrange multipliers are used to control the denoising work [7].

Image restoration by a non-local means (NLM) filter is proposed in this article and noisy image is processed by Gaussian filter. Preprocessed image based on the spatial distance method is used to calculate the similarity by the search window. The proposed NLM method restores intensity of each pixel [8]. Classification decision based adaptive filter is applied to restore the degraded images. The restored images were represented by finite normal-density mixture (FNM) models by applying fixed number of Gaussian components [9]. Segmentation algorithm based on Gaussian blurring is applied to investigate the filtered images. As the segmentation method consumes more time, a proper filtering technique is to be selected to get improved results [10]. Adopted towards trend based tool, database and techniques and repeatedly used attack scenarios. Significant open research were explored after many reviews from existing systems [11]. The work choose three algorithms they are: OMP, StOMP, CoSaMP as the research [12]. A hybrid statistical method related noise suppression techniques have been developed for the purpose to increase the quality of the impulse noisy of the color images. It proved the performance in image enhancement methodology by using the advanced performance metrics.
2. FPGA IMPLEMENTATION

In recent years Field Programmable Gate Array (FPGA) is mostly used to realize the hardware for the image processing algorithms for real time applications. It is desirable for various real time video image processing applications. FPGA can be used to implement any image processing algorithm. Efficient modified guided filter architecture is implemented on Xilinx FPGA device which offers less cost, speed and low power. Modified guided filter for real time video has been implemented in FPGA [13]. Bilateral filters are used for denoising in real time videos since it preserves the details of the image while the denoising operation is performed. A synchronous bilateral filter for real time image denoising has been implemented in FPGA [14]. Most of the image processing algorithms were implemented in FPGA to speed up the image processing applications. Recently approximate computing is getting popular because of reduced hardware cost and the low power consumption. Approximate adders were being used in digital image processing and digital signal processing to achieve low power consumption and optimized hardware by sacrificing the accuracy as tradeoff. Reduction of logic complexity for approximate adders is applied to test the area, delay and power consumption. The circuits were implemented in transistor level [15].

Approximate computing is a promising technique but the accuracy is slightly degraded. A novel method to reduce the error characteristic of the approximate adders has been implemented. In this work a framework based error characteristic was analyzed [16]. Hardware for neural network has many constraints like, low area, reduced delay and low power consumption. Since the neural networks can do parallel processing, high speed multipliers were used to minimize the delay. As the multipliers consume more area and power, it is necessary to use approximate computing elements as the building blocks for the approximate multiplier. Iterative logarithmic multiplier has been implemented in hardware with approximate adders and the performances were analyzed [17].

Approximate computing is used in signal processing using distributed arithmetic to optimize the performance metrics of the target hardware at the cost of accuracy. A high precision distributed arithmetic circuits were implemented using Micro Electro Mechanical Systems for medical applications. Distributed arithmetic based micro power programmable approximate signal processing was implemented [18].

Low power and high efficiency hardware is needed for modern battery operated image processing applications to provide more battery backup for other applications. Approximate adders and multipliers were used to achieve low power consumption with reduced hardware architecture where accuracy is a tradeoff. But still the percentage of the error contributed by the approximate computing is negligible and hence it will not degrade the overall system performance. Modified approximate adders were used in Discrete Cosine Transform (DCT) to minimize the power consumption and reduce the hardware cost for image compression. By applying the approximate adders, the logic functions of the DCT algorithm are simplified and the proposed hardware consumes less area and power [19].

Approximate computing is especially used where the effect of error in the proposed system does not degrade the system performance much. The proposed system becomes error tolerant and performs similar as conventional system. Approximate adders for error tolerant applications was designed and implemented. The carry propagation is eliminated in the proposed design. The error tolerant adder outperforms the conventional adder in terms of the performance metrics like area, power and delay at the cost of accuracy [20].

3. PROPOSED ALGORITHM

The proposed novel Gaussian filter is implemented in FPGA with the approximate adders to reduce the size of the hardware and the power consumption. The error caused by the approximation degrades the accuracy slightly but this is negligible in the error tolerant system like image processing. In the proposed algorithm, the original image will be divided into 4x4 cells each with pixel size of 256x256 pixels before applying the proposed Filtering technique. By applying this technique, the proposed scheme achieves PSNR of 29.75 dB and SSIM as 0.714. The steps involved the proposed algorithm is depicted below.

Algorithm:
1. Original test image of 512x512 pixel size is taken as input image.
2. The input image is divided into four cells of each 256x256 pixels.
3. Mean and variance for each cell is calculated to make the decision.
4. Median of variance of each cell is calculated and checked for following criteria, if var > median
   flag=2;
else
   flag=1;
end
5. For flag = 2, deconvolution and Gaussian filter of 5x5 window is applied
6. For flag = 1, deconvolution and Gaussian filter of 3x3 window is applied. Modified Gaussian filter is represented as follows,

\[ h(x, y) = \frac{1}{K} \exp \left[ -L \left( \sigma_x, \sigma_y \right)^2 \frac{x^2 + y^2}{\sqrt{\mu_x, \mu_y} + 1} \right] \]

where, K and L denote the normalizing constant. The variation in the standard deviation of the original and blurred images is denoted by \( \sigma^2 \) and \( \mu \), respectively.

4. SIMULATION RESULTS

Various original test images of 512x512 pixels were taken to validate the proposed scheme. Various levels of noises were added and the noisy or blur images were restored by the proposed filtering scheme. Simulations were carried out in MATLAB and the FPGA implementation is performed in Xilinx ISE. The original images were divided into 4x4 cells of size 256x256 pixels. Mean, variance and the standard deviations were calculated and then the proposed scheme was applied. Median of the variance is calculated and this is used to decide the flag in the proposed scheme. When the variance is more than the median, flag2 is selected and when the variance is less than the median, then the flag1 is selected. Original test images were taken to validate the proposed algorithm by adding blur and noise. The original test images with their blurred version and the restored version are depicted below. The test images were blurred with different noise levels with different variance and then the blurred images were recovered by the proposed technique.

Test Image - 1: Baboon

![Figure 3. Baboon: (i) Actual (ii) Noisy (iii) Restored](image)

Variance: 0.001

![Figure 4. Baboon: (i) Actual (ii) Noisy (iii) Restored](image)

Variance: 0.0

![Figure 5. Baboon: (i) Actual (ii) Noisy (iii) Restored](image)

Variance: 0.1
Original images, blurred versions and the restored versions of the test image “Baboon” are depicted in Figure 3, Figure 4, Figure 5 with variance of 0.001, 0.01 and 0.1 respectively.

Test Image -2: Boat

Variance: 0.001

![Boat: (i) Actual (ii) Noisy (iii) Restored](image1)

(i) (ii) (iii)

Figure 6. Boat: (i) Actual (ii) Noisy (iii) Restored

Variance: 0.01

![Boat: (i) Actual (ii) Noisy (iii) Restored](image2)

(i) (ii) (iii)

Figure 7. Boat: (i) Actual (ii) Noisy (iii) Restored

Variance: 0.1

![Boat: (i) Actual (ii) Noisy (iii) Restored](image3)

(i) (ii) (iii)

Figure 8. Boat: (i) Actual (ii) Noisy (iii) Restored

Original images, blurred versions and the restored versions of the test image “Boat” are depicted in Figure 6, Figure 7, Figure 8 with variance of 0.001, 0.01 and 0.1 respectively.

Test Image -3: Barbara

Variance: 0.001

![Barbara: (i) Actual (ii) Noisy (iii) Restored](image4)

(i) (ii) (iii)

Figure 9. Barbara: (i) Actual (ii) Noisy (iii) Restored
Variance: 0.01

Figure 10. Barbara: (i) Actual (ii) Noisy (iii) Restored

Variance: 0.1

Figure 11. Barbara: (i) Actual (ii) Noisy (iii) Restored

Original images, blurred versions and the restored versions of the test image “Barbara” are depicted in Figure 9, Figure 10, Figure 11 with variance of 0.001, 0.01 and 0.1 respectively. Original images, blurred versions and the restored versions of the test image “Peppers” are depicted in Figure 12, Figure 13, Figure 14 with variance of 0.001, 0.01 and 0.1 respectively.

Test Image - 4: Peppers

Variance: 0.001

Figure 12. Peppers: (i) Actual (ii) Noisy (iii) Restored

Variance: 0.01

Figure 13. Peppers: (i) Actual (ii) Noisy (iii) Restored
Variance: 0.1

Figure 14. Peppers: (i) Actual (ii) Noisy (iii) Restored

Original images, blurred versions and the restored versions of the test image “Zelda” are depicted in Figure 15, Figure 16, Figure 17 with variance of 0.001, 0.01 and 0.1 respectively.

Test Image -5: Zelda

Variance: 0.001

Figure 15. Zelda: (i) Actual (ii) Noisy (iii) Restored

Variance: 0.01

Figure 16. Zelda: (i) Actual (ii) Noisy (iii) Restored

Variance: 0.1

Figure 17. Zelda: (i) Actual (ii) Noisy (iii) Restored

Test Image -6: Lena

Original images, blurred versions and the restored versions of the test image “lena” are depicted in Figure 18, Figure 19, Figure 20 with variance of 0.001, 0.01 and 0.1 respectively.
FPGA Implementation of a Novel Gaussian Filter Using Power...

Test Image - Stream Bridge
Original images, blurred versions and the restored versions of the test image “Stream Bridge” are depicted in Figure 21, Figure 22, Figure 23 with variance of 0.001, 0.01 and 0.1 respectively.
Figure 22. Stream Bridge: (i) Actual (ii) Noisy (iii) Restored

Figure 23. Stream Bridge: (i) Actual (ii) Noisy (iii) Restored

Simulation of the proposed novel Gaussian filter is validated with different levels of variance 0.001, 0.01 and 0.1 on the original test images viz. “Baboon”, “Boat”, “Barbara”, “Peppers”, “Zelda”, “Lena” and “Stream Bridge”. Original test image of 512x512 pixel size is taken as input image. The input image is divided into four cells of each 256x256 pixels. Mean and variance for each cell is calculated to make the decision. Median of variance of each cell is calculated and checked for following criteria, if the variance is greater than the median, then the flag2 is selected else flag1 is selected. Mean and variance is calculated for each cell in the proposed algorithm. As the mean of the variance increases, the original image is degraded to the maximum but still the proposed Gaussian filter is able to restore the noisy image and gives better structural similarity index. The image quality of the restored test images proves that the proposed technique provides the better restoration compared to other filtering.

The proposed Gaussian filter has been realized as hardware in FPGA using Xilinx ISE Version 14.2 EDA software. Long-Term Maintenance, Time-to-Market, Performance, Cost and Reliability are the major advantages of the FPGA implementations. Performance: In the recent years the hardware parallelism are gaining attention, with that advantages, the FPGAs outperforms the computing power of digital signal processors (DSPs) by parallel execution and achieving more data processing speed. Time to market: New technologies in FPGA offer flexibility and rapid prototyping capabilities towards the faster time-to-market. Cost: The FPGA implementation becomes cost effective solution than Application Specific Integrated Circuits (ASIC) implementation when very few number of prototypes are needed. Reliability: FPGAs are more reliable than that of processor, since the processor needs software. Long-term maintenance: FPGA devices are field-upgradable and they there reconfigurable. They are very cheaper and consume very less time to market compared to the ASIC redesign. Figure 24 shows the Register Transfer Level (RTL) schematic of the proposed Gaussian filter which is implemented in the Xilinx FPGA xc3s100e-5vq100.

Figure 24. RTL_Schematic of the proposed filter
The more detailed component level schematic which is also called as technology schematic is depicted in Figure 25. Technology schematic shows the number of Look Up Tables (LUTs) which are used to implement the proposed algorithm. Technology schematic also shows how the functions are implemented in the LUTs of the FPGA. The proposed algorithm consumes very few resources of the FPGA and the execution time is also very less. The numeric values are listed out in the Table 1 and in text.

![Figure 25. Technology Schematic of the proposed Modified Gaussian Filter](image)

<table>
<thead>
<tr>
<th>Device Utilization Summary</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Flip Flops</td>
<td>29</td>
<td>1,920</td>
<td>1%</td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>26</td>
<td>1,920</td>
<td>1%</td>
</tr>
<tr>
<td>Number of occupied slices</td>
<td>30</td>
<td>960</td>
<td>3%</td>
</tr>
<tr>
<td>Number of LUTs containing only related logic</td>
<td>30</td>
<td>30</td>
<td>100%</td>
</tr>
<tr>
<td>Number of LUTs containing unrelated logic</td>
<td>0</td>
<td>30</td>
<td>0%</td>
</tr>
<tr>
<td>Total Number of 4 input LUTs</td>
<td>26</td>
<td>1,920</td>
<td>1%</td>
</tr>
<tr>
<td>Number used as logic</td>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as Shift registers</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>19</td>
<td>66</td>
<td>28%</td>
</tr>
<tr>
<td>Number of BPG MUXes</td>
<td>1</td>
<td>24</td>
<td>4%</td>
</tr>
<tr>
<td>Average Fanout of Non-Clock Nets</td>
<td>2.18</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Figure 26. Summary of device utilization](image)

The summary of device utilization of the proposed design is shown in Figure 26. Where the number of flip-flops, number of Look Up Tables (LUT), shift registers and other details are mentioned clearly. HDL Synthesis Report shows the number of adders and subtractors which were used to implement the proposed algorithm. In this design three 8-bit adders were used in the algorithm to perform the computation. These adders are conventional adders which consumes more area and power.

**Macro Statistics**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td># Adders/Subtractors</td>
<td>4</td>
</tr>
<tr>
<td>8 bit adder</td>
<td>3</td>
</tr>
<tr>
<td>8 bit adder carry out</td>
<td>1</td>
</tr>
<tr>
<td># Registers</td>
<td>4</td>
</tr>
<tr>
<td># Registers</td>
<td>24</td>
</tr>
<tr>
<td>Flip-Flops</td>
<td>24</td>
</tr>
</tbody>
</table>
1058

# Shift Registers
4 bit shift register

The maximum period, minimum input arrival time before the clock, maximum output required time after clock and maximum combinational path delay were calculated for the proposed design and they are mentioned in Table 1.

<table>
<thead>
<tr>
<th>Minimum period 3.492ns (Maximum Frequency: 286.369MHz)</th>
<th>3.492ns (Maximum Frequency: 286.369MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum input arrival time before clock:</td>
<td>2.973ns</td>
</tr>
<tr>
<td>Maximum output required time after clock</td>
<td>12.243ns</td>
</tr>
<tr>
<td>Maximum combinational path delay</td>
<td>12.752ns</td>
</tr>
<tr>
<td>Worst case slack</td>
<td>0.809ms</td>
</tr>
<tr>
<td>Best case achievable slack</td>
<td>1.70ns</td>
</tr>
</tbody>
</table>

The proposed modified work was carried out using approximate adders.

**Approximation 1**

In general the first approximate mirror adders are designed to reduce the transistor count in the proposed schematic till the predefined error constraints are met. When the error constraints are satisfied, the last modified schematic is utilized [21]. This technique is utilized to the other approximate adders also. The schematic diagram of Approximate Mirror Adder1 (AMA) is shown in Figure 27.

**Approximation 2**

The second Approximate Mirror Adder (AMA2) gives two errors in Count and three errors in Sum, as shown in Table 2. Figure 28 shows the approximate adder.

![Figure 27. Conventional Mirror Adder](image1.png)  
![Figure 28. Approximate Adder](image2.png)

Table 2 Truth Table of Conventional Full Adder and Approximate Full Adders 1 & 2 [23]

| Inputs A B C_in | Accurate Outputs $S_{out1}$ $S_{out2}$ $S_{out3}$ $C_{out1}$ $C_{out2}$ $C_{out3}$ C_{out}| Approximate Outputs |
|----------------|----------------------------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| 0 0            | 0 0 0 0 1 0 1 0 1 0 1 0 0 0 0 0        |                     |                     |                     |                     |                     |                     |
| 0 1            | 1 0 1 0 1 0 1 1 0 0 1 0 0 1 0 0        |                     |                     |                     |                     |                     |                     |
| 1 0            | 0 1 0 1 1 0 0 0 1 0 1 0 0 0 1 1        |                     |                     |                     |                     |                     |                     |
| 1 1            | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1        |                     |                     |                     |                     |                     |                     |

By applying the approximate adders in the proposed design large amount of dynamic power dissipation is minimized (25% - 40%, from the literature) moreover area and delay are also optimized at the cost of little bit accuracy but still this error is negligible.
5. CONCLUSION

Simulation of the proposed modified Gaussian filter is validated with different levels of variance 0.001, 0.01 and 0.1 on the original test images viz. “Baboon”, “Boat”, “Barbara”, “Peppers” and “Zelda”. Mean and variance is calculated for each cell. Median of variance of each cell is calculated and checked for the decision to be taken. If the calculated variance is greater than the median then the deconvolution and Gaussian filtering is applied on 5x5 window else 3x3 window is applied. Achieved Peak Signal-to-Noise Ratio (PSNR) by the proposed algorithm is 29.75 and Structural SIMilarity (SSIM) is 0.714. The proposed design was implemented in the FPGA and more over the adders used in the design were replaced by the approximate adders to optimize the area, power and delay. By applying approximate adders around 40% power can be saved in the proposed design at the cost of little bit accuracy but still this error will not cause a big difference in the performance of the proposed design.

REFERENCES

FPGA Implementation of a Novel Gaussian Filter Using Power... (Jamshid M Basheer)