High gain boost converter with modified voltage multiplier for stand alone PV system

P. Getzial Anbu Mani, A. K. Parvathy
Hindustan Institute of Technology and Science, India

ABSTRACT

Boost converters of high gain are used for photo voltaic systems to obtain high efficiency. These high gain Boost converters gives increased output voltage for a low input voltage. The High gain boost converters have the following merits. Conduction losses input current ripple and stress across the switches is reduced while the efficiency is increases. The high gain of the converters with the above said merits is obtained by changing the duty cycle of switches accordingly. In this paper a boost converter working with interleaved concept along with a additional N-stage voltage Multiplier has been carried out by simulation using MATLAB/ simulink and the mathematical modeling of various parameters is also done.

Keywords:
High voltage conversion ratio
Interleaved boost converter
Reduced input current ripple
Reduced voltage stress

1. INTRODUCTION

Non-conventional energy systems are becoming more efficient and affordable. These Renewable Energy sources is helping in increasing the energy security on an indigenous, inexhaustible and most importantly an independent source. It also increases the sustainability, reduce pollution and decrease the fossil fuel cost.

Solar power is the best reliable energy source when compared with other renewable sources. Once installed they require less maintenance with a considerable less pollution. A photovoltaic converts light energy into electric direct current energy. Photo voltaic is nowadays is used as a fast growing energy producing plant by continuous improvement in installation cost reduction.

Renewable energy systems produce low output voltage. Hence high gain dc-dc converters are used to increase the low input voltage to boosted output voltage. The output obtained from such high gain boost converters are fed to a suitable inverter which converts the dc voltage to ac voltage and used by ac loads. Figure 1 shows the block diagram of Stand Alone PV system. It shows the basic units required for the conversion of light energy into usable ac and dc power.

Boost converters are the basic converter topology for achieving increased output. A single photo voltaic panel can only produce 15-45 V dc that has to be stepped up to 400 V dc. An interleaved boost converter with coupled inductors and clamping capacitors are the emerging design techinc used to increase the voltage output[1].The conventional interleaved boost converter can be used for high-power applications and power factor correction[2][4]. But these converters have some difficulty in obtaining stepped up voltage. Only with 0.9 duty cycle a boost converter produces high voltage gain which results in instability of the converter[3][6][8][9]. Unfortunately, the voltage conversion ratio (i.e) the gain is limited and the voltage stresses across power switches are equal to output voltage[10]. The first section explains the
interleaved converter with modified voltage multiplier module, the second section explains the modes of operation and the third section shows the design calculations along with the simulation results.

![Figure 1. Block diagram of Stand Alone PV system](image)

### 2. PROPOSED DC-DC CONVERTER TOPOLOGY

The proposed topology is an Interleaved Boost converter with modified voltage multiplier as shown in Figure 2. This combines the interleaved boost converter, the coupled inductor and switched capacitor function to provide the required output voltage at the desired power level. The modified topology is a two switch design, employing two coupled inductors, capacitors and diodes for an N stage voltage multiplier. The main advantages of this topology are (1) high gain without transformers; (2) two switch topology; (3) continuous input current; (4) easily expanded to give higher voltage gain.

![Figure 2. Circuit Diagram of Interleaved Converter with Modified Voltage Multiplier](image)

### 3. MODES OF OPERATION

Operation principle of this converter is same as the converter with interleaving concept along with a voltage multiplier. The voltage multiplier is modified by adding one stage of voltage multiplier along with the existing topology. The multiplier circuit consisting of two feedback diodes and four clamping capacitors, is inserted between conventional interleaved boost converters and output side to form a modified interleaved boost converter. During switch OFF condition it works like fly back converter, and when switch is in ON condition works as a forward converter. The operating modes are shown in Figure 3 and explanation is given below.

**MODE I:**

The switching operation of the power switches are as shown in Mode I as in Figure 3(a) circuit diagram. Inductor Lm1 continues to charge the coupled inductors. The stored energy in the leakage inductance Ls is supplied to the output terminal via a feedback diode Df2 which is alone forward biased.

**MODE II:**
The switches and diodes conduction are as shown in Figure 3 (b). Since the switches are in ON state the voltage source $V_{in}$ is fed to the leakage inductors $L_{k1}$ and $L_{k2}$. Hence the current through them increases linearly.

**MODE III:**
In this mode the switch $S_1$ is still ON and switch $S_2$ begins to turn OFF. The clamping capacitor $C_{c1}$ and $C_{c3}$ clamps the potential on the switch $S_2$. The output voltage of the boost converter is doubled due to the energy transfer from input voltage ($V_{in}$), inductors $L_{m2}$, $L_{k2}$ and capacitors $C_{c2}$, $C_{c4}$.

**MODE IV:**
The distribution of current in the magnetizing circuits helps the current $i_{Dc2}$ decrease to zero naturally. Both power switches and all diodes remain in previous states except the clamp diode $D_{c2}$, as shown in Figure 3 (d).

**MODE V:**
The switching of switches and the biasing of diodes is as shown in Figure 3 (e). The load across the output terminal is fed with the energy released from the series inductance $L_s$ through diode $D_{f1}$. The secondary side of the winding $N_{s1}$ and $N_{s2}$ receives energy from $L_{m2}$. The currents in leakage inductors $L_{k2}$ and $L_{k1}$ increases and decreases respectively.

**MODE VI:**
The power electronic switches are still in ON condition and biasing of the diodes is as shown in Figure 3 (f). Inductors $L_{k1}$ and $L_{k2}$ increases linearly by the input supply voltage.

**MODE VII:**
The switching of the power switches is same as that of mode I. The diodes that are in reverse biased, are shown in Figure 3(g). The energy stored in inductor $L_{m1}$ is mutually transferred to the secondary side inductor windings $N_{s1}$, $N_{s2}$. The current in inductor $L_s$ is passed through the capacitor $C_2$ to the output terminal via diode $D_{f2}$. The clamping capacitor $C_{c2}$ reduces the switch voltage stress of switch $S_1$. The input voltage source, magnetizing inductor $L_{m1}$, the inductor $L_{k1}$, and clamp capacitor $C_{c1}$, $C_{c3}$ discharges the stored energy.

**MODE VIII:**
The diode currents $i_{dc1}$ and $i_{dc3}$ is reduced to zero. This contributes to much reduction in conduction losses and the diode reverse recovery is completely nullified. Except for the clamping diodes $D_{c1}$ and $D_{c3}$ the switches and the other diodes remain in the preceding condition, as shown in Figure 3 (h).
4. MATHEMATICAL ANALYSIS

i) Output Voltage Gain

The output voltage is same as the voltage across the clamping capacitors $C_c$. It is given by,

$$V_{c_c} = \frac{2}{1-D} V_{in} \quad \text{(1)}$$

The voltages across the $C_1$ and $C_2$ are obtained using the principle of inductor voltage-second balance. Hence

$$V_{C_1} = \frac{2}{1-D} V_{in} + V_{C_c} = \frac{4}{1-D} V_{in} \quad \text{(2)}$$

The energy in the coupled inductors $N_{p1}$ and $N_{p2}$ are used to charge the filtering capacitors $C_2$ and $C_3$ at the output. When power switch $S_2$ is in ON condition, the filter capacitor voltage ($V_{C2}$) is equal to the voltages induced in $N_{S1}$ and $N_{S2}$. Similarly when the power switch $S_1$ is in ON, the filter capacitor’s voltage $V_{C3}$ is also equal to the voltage induced in $N_{S1}$ and $N_{S2}$. Thus, voltages $V_{C2}$ and $V_{C3}$ can be is mathematically given as

$$V_{C2} = V_{C3} = n.V_{in} \left( 1 + \frac{D}{1-D} \right) = \frac{n}{1-D} V_{in} \quad \text{(3)}$$

The voltage across the output can be derived from...
\[ V_o = V_{c1} + V_{c3} = \frac{2n^4 + 2n^2 + 4}{1-D} V_{in} \] (4)

The voltage step up ratio of the proposed converter is ,
\[ \frac{V_o}{V_{in}} = \frac{2n^4 + 2n^2 + 4}{1-D} \] (5)

ii) Voltage Stress on Switches

The stress across the semiconductor switches are given as,
\[ V_{S1} = V_{S2} = \frac{2}{1-D} V_{in} = \frac{1}{2n+1} V_o \] (6)

From the above equation it is shown that a MOSFET with low voltage rating with less \( RDS_{on} \)can be employed to reduce the conduction losses. The voltage stress across the switch is reduced to one sixth even if the \( n \) is one. This considerable reduction in the conduction losses makes the proposed converter highly employable.

The voltage stress on diodes is equal to \( Vc1 \) derived as, \( V_{D(c1 \& c2)} = V_{c1} \), which is equal to \( V_{c1} \) or \( V_{c2} \)
\[ V_{Dc1} = V_{Dc2} = \frac{2}{1-D} V_{in} = \frac{1}{2n+1} V_o \] (7)

For a turns ratio of 1 the voltage stress across the diodes is reduced to more than half of the output voltage. The stress on diode \( D_b \) is approximately equal to the stress on the switches and is derived as,
\[ V_{Db1} = V_{Db2} = V_{C1} = V_{C2} = \frac{2}{1-D} V_{in} = \frac{1}{2n+1} V_o \] (8)

Similarly the stress on diode \( D_f \) is
\[ V_{Df1} = V_{Df2} = V_{c2} + V_{c3} = \frac{2nV_{in}}{(1-D)} = V_{Dc1} \] (9)

when \( n \) is 1

As the turns ratio increases the voltage stress on the diodes \( D_f \) increases but is always less than the output voltage.[11]

Selection of Capacitance and Inductance

The capacitance value is calculated from the following expression,
\[ C = \frac{\Delta V_o}{F \Delta V_o} \] (10)

Where, \( V_o \) the output voltage (V), \( D \) the duty ratio, \( F \) frequency (Hz), \( R \) resistance (Ω) and \( \Delta V_o \)represents the change in the output voltage (V).

The inductance value is given by
\[ L = \frac{V_{in} + (V_o - V_{in})}{\Delta I_L + F_S \Delta V_o} \] (11)

Where Current ripple ,
\[ \Delta I_L = (0.2 \text{ to } 0.4) \times I_{outmax} \times \frac{V_o}{V_{in}} \]

In this section, an interleaved boost converter with modified voltage multiplier is discussed. In the proposed system the voltage multiplier is been replaced by an N-stage voltage multiplier. By adding N-stage voltage multiplier to the existing converter gives the multiple of output voltage of interleaved converter with voltage multiplier. For example, for 2-stage voltage multiplier is implemented to converter gives double output voltage of converter.
5. SIMULATION AND RESULTS

The proposed converter topology is simulated using MATLAB which is shown in Figure 4. The input voltage is 28 V and output voltage is 382 V, thereby the gain is 13. Figure 4 is the Simulation Circuit of Proposed converter in MATLAB.

![Figure 4. Interleaved Boost Converter with modified voltage multiplier](image)

5.1. Input Voltage

Figure 5 shows an input voltage of 28V given as input to the proposed converter.

![Figure 5. Input voltage 28V](image)

5.2. Voltage Across The Switches

Figure 6 shows the voltages across the main switches S\textsubscript{1} and S\textsubscript{2} of interleaved converter with voltage multiplier as 131.4 V.

![Figure 6. Voltages across the switches](image)
5.3. Voltage Across Diodes

Figure 7 shows the simulated output waveforms of voltages across the clamping diodes.

![Figure 7. Voltages across the clamping diodes](image)

5.4. Output Voltage

Figure 8 shows the output waveform of converter and output voltage as 382 V.

![Figure 8. Output voltage of proposed converter](image)

6. CONCLUSION

In this paper an interleaved high gain DC-DC Boost Converter with a modified Voltage Multiplier is presented with mathematical analysis and the simulation results. The simulation results shows that for an input voltage of 28V the output Voltage is 382 V with a duty cycle maintained at 0.65. The switching frequency is at 40 Hz. The gain is calculated as 13. The voltage stress across the switches is 131.4 which is approximately equal to 1/3 of the output voltage. Hence the voltage stress across the switch is reduced. The proposed converter has a very high step-up conversion gain of 13 through the voltage multiplier module. The interleaved structure reduces the input current ripple and distributes the current through each component. In addition, clamping capacitors does the function of recycling the leakage energy thus reducing the voltage stress across the power electronic switches.

REFERENCES


