Hardware Implementation of Cascaded Hybrid MLI with Reduced Switch Count

C.R. Balamurugan1*, S.P. Natarajan2, T.S. Anandhi2, R. Bensraj1
1Arunai Engineering College, Tamil Nadu, India
2Annamalai University, Tamil Nadu, India
*Corresponding author, e-mail: crbalain2010@gmail.com

Abstract

This paper presents the comparison of various multicarrier Pulse Width Modulation (PWM) techniques for the Cascaded Hybrid Multi Level Inverter (CHBMLI). Due to switch combination redundancies, there are certain degrees of freedom to generate the five level AC output voltage. This paper presents the use of Control Freedom Degree (CFD) combination. The effectiveness of the PWM strategies developed using CFD are demonstrated by simulation and experimentation. The simulation results indicate that the chosen five level inverter triggered by the developed Phase Disposition (PD), Phase Opposition and Disposition (POD), Alternate Phase Opposition and Disposition (APOD), Carrier Overlapping (CO), Phase Shift (PS) and Variable Frequency (VF) PWM strategies are implemented in real time using FPGA. The simulation and experimental outputs closely match with each other validating the strategies presented.

Keywords: CFD, FPGA, CHBMLI, PWM, bipolar

Copyright © 2016 Institute of Advanced Engineering and Science. All rights reserved.

1. Introduction


2. Cascaded Hybrid Multilevel Inverter

The five-level hybrid cascaded inverter configuration is shown in Figure 1. By closing the appropriate switches, each H-bridge inverter can produce five different voltages $2V_{dc}$, $V_{dc}$, 0, $-V_{dc}$, $-2V_{dc}$, depending on which switches that are switched ON. The DC source is connected to
all phase legs of the conventional three-phase, two-level inverter and the H bridge cell utilizes a capacitor as a voltage source. Assuming that the DC voltage is equal to $2V_{dc}$, then the voltage of the capacitor of the H-bridge cell has to be maintained to $V_{dc}$ so that a five-level waveform is synthesized in the output. Considering a split DC source, the output of the two-level leg can be equal to either $+V_{dc}$ or $-V_{dc}$.

The voltage of the capacitor is affected during the converter states that the capacitor is connected to the load. These converter states occur during when the output voltage levels are $+2V_{dc}$ and $-2V_{dc}$ and during the zero voltage level. The capacitor is connected in such a way so that its voltage is opposite to the voltage of the lower phase-leg. Selection of the switching state is performed so that, together with the direction of the load current, the voltage of the floating capacitor is regulated within the predetermined limits.

The simulated and actual gate signals for the chosen five level CHBMLI are developed using MATLAB-SIMULINK and FPGA respectively. The gate signal generator model developed is tested for various values of modulation index. The results of the study are presented in this work in the form of the PWM outputs of the chosen multilevel inverter. The simulation and experimental results are compared and evaluated.

3. Modulation Strategies Based on CFD

We have used the intersection of a sine wave with a triangular wave to generate firing pulses. There are several modulation strategies possible for multilevel inverters. Here multicarrier modulation techniques with sine reference are presented. Number of triangular wave is compared with a controlled sinusoidal modulating signal. The number of carriers required to produce the m level output is m-1. Multiple degrees of freedom are available in carrier based multilevel PWM. Degrees of freedom of exist in frequency, amplitude, phase, DC offset and multiple third harmonic content of carrier and reference signal.

MLIs have several CFDs. Multilevel carrier based PWM methods have more than one carrier option that can be triangular waves, saw tooth wave, a new function etc. As far as the particular carrier signals are concerned, there are multiple CFD including function, frequency, amplitude, phase of each carrier and offset between carriers. As far as the particular reference wave is concerned, there are also multiple CFDs including function, frequency, amplitude, phase angle of the reference wave. Therefore multilevel carrier based PWM method can have multiple CFD. These CFD combinations added with the basic topologies of MLI will produce many multilevel carrier based PWM strategies. The carrier waves can be either bipolar or unipolar. In this work, the bipolar multicarrier PWM based on CFD is considered. The modulating/ reference wave of multilevel carrier based PWM strategy is sinusoidal in this work. The frequency ratio $m_f$ is defined in the bipolar PWM strategy as follows: $m_f = f_c / f_m$. In this paper, $m_f = 40$. 

![Figure 1. A Five Level Cascaded Hybrid Inverter](image-url)
3.1. Phase Disposition PWM (PDPWM) Strategy

In this strategy uses four carriers, all these carriers have the same amplitude, frequency, and phase. Since all carriers are selected with the same phase. The PD PWM signal generation for modulation index \( m_a = 0.8 \) is shown in Figure 2.

![Figure 2. Carrier Arrangement for PDPWM Strategy with Sine Reference (m\(_a\)=0.8 , m\(_f\)=40)](image)

3.2. Phase Opposition and Disposition (PODPWM) Strategy

In this method uses two groups of carriers that is positive group and negative group carriers. The positive group carriers are phase shifted by 180 degrees with the negative group carriers. Since all carriers have the same frequency, phase and amplitude but they are just different in DC offset to occupy contiguous bands. The PODPWM signal generation for \( m_a = 0.8 \) is shown in Figure 3.

![Figure 3. Modulating and Carrier Waveforms For PODPWM Strategy (M\(_a\)= 0.8 And M\(_f\)= 40)](image)

3.3. Alternative Phase Opposition and Disposition (APODPWM) Strategy

The APODPWM signal generation for \( m_a = 0.8 \) is shown in Figure 4. In this method all carriers phase shifted 180 degree from its adjacent one. All these carriers have the same amplitude, frequency, and phase.

![Figure 4. Modulating and Carrier Waveforms For APODPWM Strategy (M\(_a\)= 0.8 And M\(_f\)= 40)](image)
3.4. Carrier Overlapping (COPWM) Strategy
In this method all carriers have the same frequency, and amplitude of carriers overlap with each other. Since all carriers are selected with the same phase, the method is known as CO strategy. The COPWM signal generation for $m_a = 0.8$ is shown in Figure 5.

![Figure 5. Modulating and Carrier Waveforms for COPWM Strategy ($m_a = 0.8$ and $m_f = 40$)](image)

3.5. Variable Frequency (VFPWM) Strategy
The number of switchings for upper and lower devices of chosen MLI is much more than that of intermediate switches. This method having constant amplitude constant frequency. In order to equalize the number of switching for all the switches, variable frequency PWM strategy is used. The VFPWM signal generation for $m_a = 0.8$ is shown in Figure 6.

![Figure 6. Modulating and Carrier Waveforms for VFPWM Strategy ($M_a = 0.8$ and $M_f = 40$ For Lower and Upper Switches and $m_a = 0.8$ And $M_f = 80$ for Intermediate Switches)](image)

3.6. Phase Shift (PSPWM) Strategy
The phase shift multi-carrier PWM technique uses in this work four carrier signals of the same amplitude and frequency which are shifted by 90 degrees to one another to generate the five level inverter output voltage.

![Figure 7. Modulating and Carrier Waveforms for PSPWM Strategy ($m_a = 0.8$ and $m_f = 40$)](image)
4. Simulation Results and Analysis
4.1. Simulation Result
The chosen six topologies of five level inverter are simulated using SIMULINK - power system block set. Simulations are performed with different values of \( m_a \) ranging from 0.6 to 1 and resistive load of 100\( \Omega \). Simulated output voltages of chosen MLIs with various strategies are displayed only for a sample value of \( m_a=0.8 \). The following parameter values are used for simulation: \( V_{dc1} = V_{dc2} = 220V \) and \( R \) (load) = 100\( \Omega \), \( f_c =2050 \) Hz, \( f_m = 50 \) Hz, and \( m_f = 40 \).

![Figure 7. Output Voltage Generated by PDPWM Strategy with Sine Reference](image1)

![Figure 8. Entire Hardware Setup](image2)

![Figure 9. Experimental Output Voltage with PDPWM Strategy for R-Load](image3)

![Figure 10. FFT Plot for PDPWM Strategy with R-Load](image4)

4.2. Hardware Results
This section presents the results of experimental work carried out on chosen CMLI using a FPGA-3E board which is based on the VPTB-05. Real time implementation of these strategies using VHDL coding requires less time for development as it can be expanded from the simulation blocks developed using MATLAB/SIMULINK. Spartan-3E Low Cost board which includes the following components and features 100,000-gate Xilinx Spartan-3E, XC3S100 E FPGA in a 144-Thin Quad Flat Pack package (XC3S100E- Q144), 2160 logic cell equivalents, Four 18K-bit block RAMs (72K bits), Four 18x18 pipelined hardware multipliers, Two Digital
Clock Managers (DCMs), 32 Mbit Intel Strata Flash, 3 numbers of 20 pin header to interface VLSI based experiment modules, 8 input Dip Switches, 8 output Light Emitting Diodes (LEDs), On Board programmable oscillator (3 to 200 MHz), 16x2 Alphanumeric LCD, RS232 UART, 4 Channel 8 Bit I2C based ADC & single Channel DAC, PS/2 Keyboard/Mouse, Prototyping area for user applications and on Board configuration Flash PROM XCF01S. The gate signal generation blocks using different PWM strategies listed above are designed and developed using VHDL coding and downloaded to FPGA. The results of the experimental study are shown in the form of the PWM outputs of chosen CHBMLI.

![Figure 11. Experimental Output Voltage with PODPWM Strategy for Sine Reference](image1)

![Figure 12. FFT Plot with PODPWM Strategy for R-Load](image2)

![Figure 13. Experimental Output Voltage with APODPWM Strategy for R-Load](image3)

![Figure 14. FFT Plot for APODPWM Strategy for R-Load](image4)
Optocoupler circuit provides isolation between the control circuit and the power converter circuit. The optocoupler used is 6N137, which is an optically coupled gate that combines a GaAsP light emitting diode and an integrated high gain photo detector. An enable input allows the detector to be strobed. The output of the detector IC is in version of the applied input. The PWM signals from the FPGA are not capable of driving the MOSFETs. In order to strengthen the pulses a driver circuit is provided.
PWM outputs shown for only one sample value of $m_a=0.8$. After suitably scaling down the simulation values, in view of laboratory constraints, the peak-to-peak output voltage obtained experimentally is 40 V. The following parameter values are used for experimentation: $V_{dc1}=V_{dc2}=15$ V, $R$(load)$=100$ Ω, $f_c=10$KHz, $f_m=50$ Hz and $m=200$. Figure 8 shows the Entire Hardware setup for CHBMLI.

**Figure 19.** Experimental Output Voltage with VFPWM Strategy for R-Load

**Figure 20.** FFT Plot with VFPWM Strategy for R-Load

<table>
<thead>
<tr>
<th>$m_a$</th>
<th>PD</th>
<th>POD</th>
<th>APOD</th>
<th>CO</th>
<th>VF</th>
<th>PS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>28.9</td>
<td>23.2</td>
<td>22.79</td>
<td>31.0</td>
<td>26.4</td>
<td>27.6</td>
</tr>
<tr>
<td>0.9</td>
<td>35.8</td>
<td>29.1</td>
<td>30.84</td>
<td>37.1</td>
<td>33.7</td>
<td>36.0</td>
</tr>
<tr>
<td>0.8</td>
<td>42.6</td>
<td>34.3</td>
<td>34.03</td>
<td>31.0</td>
<td>38.9</td>
<td>42.3</td>
</tr>
<tr>
<td>0.7</td>
<td>44.0</td>
<td>35.2</td>
<td>37.49</td>
<td>50.6</td>
<td>37.8</td>
<td>44.0</td>
</tr>
<tr>
<td>0.6</td>
<td>38.7</td>
<td>34.7</td>
<td>33.36</td>
<td>58.6</td>
<td>31.1</td>
<td>39.6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$m_a$</th>
<th>PD</th>
<th>POD</th>
<th>APOD</th>
<th>CO</th>
<th>VF</th>
<th>PS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>14.7</td>
<td>14.4</td>
<td>14.8</td>
<td>16.4</td>
<td>15.01</td>
<td>15.02</td>
</tr>
<tr>
<td>0.9</td>
<td>13.6</td>
<td>13.6</td>
<td>13.6</td>
<td>15.4</td>
<td>13.62</td>
<td>13.64</td>
</tr>
<tr>
<td>0.8</td>
<td>11.7</td>
<td>11.7</td>
<td>11.7</td>
<td>14.5</td>
<td>11.75</td>
<td>11.78</td>
</tr>
<tr>
<td>0.7</td>
<td>9.70</td>
<td>9.70</td>
<td>9.93</td>
<td>13.1</td>
<td>9.70</td>
<td>9.74</td>
</tr>
<tr>
<td>0.6</td>
<td>7.50</td>
<td>7.50</td>
<td>7.52</td>
<td>11.4</td>
<td>7.50</td>
<td>7.57</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$m_a$</th>
<th>PD</th>
<th>POD</th>
<th>APOD</th>
<th>CO</th>
<th>VF</th>
<th>PS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1.41</td>
<td>1.44</td>
<td>1.42</td>
<td>1.40</td>
<td>1.50</td>
<td>1.47</td>
</tr>
<tr>
<td>0.9</td>
<td>1.56</td>
<td>1.51</td>
<td>1.56</td>
<td>1.55</td>
<td>1.57</td>
<td>1.56</td>
</tr>
<tr>
<td>0.8</td>
<td>1.75</td>
<td>1.56</td>
<td>1.75</td>
<td>1.67</td>
<td>1.78</td>
<td>1.77</td>
</tr>
<tr>
<td>0.7</td>
<td>1.75</td>
<td>1.76</td>
<td>1.99</td>
<td>1.75</td>
<td>1.96</td>
<td>1.95</td>
</tr>
<tr>
<td>0.6</td>
<td>2</td>
<td>1.98</td>
<td>2.02</td>
<td>2.05</td>
<td>2.01</td>
<td>2.01</td>
</tr>
</tbody>
</table>
Table 4. Form Factor of Output Voltage of Chosen MLI for Various Modulating Indices (Hardware)

<table>
<thead>
<tr>
<th>$m_a$</th>
<th>PD</th>
<th>POD</th>
<th>APOD</th>
<th>CO</th>
<th>VF</th>
<th>PS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6</td>
<td>25.0</td>
<td>37.5</td>
<td>37.62</td>
<td>57.4</td>
<td>25</td>
<td>25.23</td>
</tr>
<tr>
<td>0.7</td>
<td>148.5</td>
<td>97</td>
<td>33.11</td>
<td>65.5</td>
<td>32.33</td>
<td>32.46</td>
</tr>
<tr>
<td>0.8</td>
<td>136</td>
<td>117</td>
<td>117.7</td>
<td>72.5</td>
<td>58.75</td>
<td>58.9</td>
</tr>
<tr>
<td>0.9</td>
<td>147</td>
<td>136</td>
<td>136.3</td>
<td>77</td>
<td>136.2</td>
<td>136.4</td>
</tr>
<tr>
<td>1</td>
<td>190</td>
<td>144</td>
<td>150.4</td>
<td>82</td>
<td>150.1</td>
<td>150.2</td>
</tr>
</tbody>
</table>

5. Conclusion

Various bipolar PWM strategies have been developed for different modulation indices ranging from 0.6-1 for the chosen three phase CHBMLI. Various performance factors like (i) THD and harmonic spectra indicating purity of the output voltage (ii) $V_{rms}$ indicating the amount of DC bus utilization, (iii) CF shows the amount of stress applied to the devices and (iv) FF displays the DC content available at the output voltage have been evaluated, presented and analysed. The PWM outputs by simulation and experimentation closely match with each other validating the strategies presented.

References