Design and Implementation of Adaptive FIR filter using Systolic Architecture

Ravi H Bailmare, S.J. Honale, Pravin V Kinge
Department of Electronics & Telecommunication Engineering, G.H.Raisoni College of Engineering, Amravati, Maharashtra, India

ABSTRACT
The tremendous growth of computer and Internet technology wants a data to be processed with a high speed and in a powerful manner. In such complex environment, the conventional methods of performing multiplications are not suitable to obtain the perfect solution. To obtain perfect solution parallel computing is used in contradiction. The DLMS adaptive algorithm minimizes approximately the mean square error by recursively altering the weight vector at each sampling instance. In order to obtain minimum mean square error and updated value of weight vector effectively, systolic architecture is used. Systolic architecture is an arrangement of processor where data flows synchronously across array element. This project demonstrates an effective design for adaptive filter using Systolic architecture for DLMS algorithm, synthesized and simulated on Xilinx ISE Project navigator tool in very high speed integrated circuit hardware description language (VHDL) and Field Programmable Gate Arrays (FPGAs). Here, by combining the concept of pipelining and parallel processing in to the systolic architecture the computing speed increases.

Copyright © 2014 Institute of Advanced Engineering and Science. All rights reserved.

Corresponding Author:
Ravi H Bailmare,
Department of Electronics & Telecommunication Engineering.
Email: rbailmare@gmail.com

1. INTRODUCTION
Adaptive digital filters are mostly used in various signal-processing applications such as, noise cancellation, echo cancellation, system identification and channel equalization. Most of these applications require real-time adaptive filtering to implement the intended functionalities with high desire quality. For such applications the Adaptive digital filters are therefore realized through dedicated VLSI systems. Amongst the existing Adaptive digital filters least mean square (LMS)-based finite impulse response (FIR) adaptive filter is the most popular due to its simplicity and satisfactory convergence performance. However, the delay in availability of the feedback error for updating the weights according to the LMS algorithm does not favors its pipeline implementation under high sampling rate condition. For that purpose the delayed LMS (DLMS) algorithm for pipeline implementation of LMS.

1.1. Systolic Architecture
In computer architecture, a systolic architecture is a pipelined network of Processing Elements (PEs) called cells. It is a specialized form of arrangement, which performs parallel computing, where cells compute the data which is coming from left side and top of PE as input and store them independently. Systolic architecture represent a network of a processing element (PEs) that rhythmically compute and pass data through the stem, the PEs regularly pump data in an out such that regular flow of data is maintained, as a result systolic array feature modularity and regularity which are important property for VLSI design. The
systolic array may be use as a coprocessor in combination of host computer pass through PEs and the final result is return to host computer (Figure 1).

In order to achieve the high speed and low power in DSP applications, parallel array multipliers are widely used. In DSP applications, if design using simple multiplier and adder method it require large no of multiplier and adder and most of the power is consumed by the multipliers. Hence, low power multipliers must be designed in order to reduce the power dissipation.

![Figure 1. Basic Principle of systolic system](image_url)

1.2. LMS (Least Mean Square) Algorithm

The LMS adaptive algorithm is mostly use to minimize approximately the mean-square error by recursively updating the weight vector at each sampling instance. An adaptive FIR digital filter driven by the LMS algorithm can be described as Figure 2.

![Figure 2. Adaptive digital FIR filter driven by LMS algorithm](image_url)

Where \(d(n)\) and \(y(n)\) denote the desired signal and output signal respectively. The step-size \(\mu\) is used for altering of the weight vector, and \(e(n)\) is the feedback error. In the above equations, the tap-weight vector \(w(n)\) and the tap-input vector \(x(n)\) are defined as.

\[
W(n) = [w_0(n), w_1(n), ..., w_{N-1}(n)]^T
\]

\[
X(n) = [x(n), x(n-1), ..., x(n-N+1)]^T
\]

Where \(N\) is the length of an FIR digital filter and \(\cdot\)^T denotes the transpose operator. The block diagram of the LMS adaptive FIR digital filter is as shown in Figure 1.2 where the symbol ■ denotes the unit delay element. In this utilize the algebra for the design of a systolic-array implementation for adaptive filters based on the LMS algorithm. However, since the LMS algorithm contains a feedback loop, the delays created in the decomposition and retiming process prohibit the exact implementation of the algorithm. The design procedure leads to a systolic array which implements a special case of the so-called delayed LMS (DLMS) algorithm. The error \(e(n)\) used in this algorithm is available only after the processing delay of the systolic array and thus the update of the coefficients is performed with this delay.
1.3 DLMS (Delayed Least Mean Square) Algorithm

LMS algorithm uses the feedback-error corresponding to the $n^{th}$ iteration for updating the filter weights to be used for computing the filter output for the $(n+1)^{th}$ iteration. The DLMS algorithm is similar to the LMS algorithm, except that in case of DLMS algorithm, the weight increment terms to be used in the current iteration are estimated from the error value and input samples corresponding to a past iteration. The structure of conventional DLMS algorithm is as shown in Figure 3. The weight update equation algorithm is given by,

$$W(n+1) = W(n) + \mu e(n-D)X(n-D)$$

Here $D$ is the number of iterations by which the adaptation is delayed.

Figure 3. conventional DLMS algorithm

2. RELATED WORK

One of the important implementation by R. D. Poltmann converts the delayed LMS algorithm into the LMS algorithm. They shown the way how the delayed LMS (DLMS) algorithm can be converted into the standard LMS algorithm at only slightly increased in computational expense [10].

Another important implementation by Lan-Da Van AND Wu-Shiung Feng, An Efficient Systolic Architecture for the DLMS Adaptive Filter and Its Applications. In this paper an efficient systolic architecture for adaptive finite impulse response (FIR), digital filter driven by delay least mean square (DLMS) based on a new tree-systolic processing element (PE) and an optimized tree-level rule was presented. They shows comprehensive comparison results for different N-tap adaptive FIR filter structure and verify the result of systolic-array architecture for adaptive equalization and system identification applications [11].

Another important implementation by Fábio Fabian Daix, Vagner S. Rosa, Eduardo Costa, Paulo Flores, Sérigo Bampi, VHDL Generation of Optimized FIR Filters. In this paper a near optimum algorithm was used for constant coefficient FIR filters. This algorithm uses general coefficient representation for the optimal sharing of partial products in Multiple Constants Multiplications (MCM). The implementation software was developed in C language and produces VHDL code for the optimized FIR filter from a coefficient specification file. The developed software was applied to several FIR filters and compared to Matlab’s Filter Design & Analysis (FDA). The FDA toolbox includes a feature to generate optimized VHDL code from the generated coefficients and was used to compare to the developed software [12].

Another important implementation by Pramod K. Meher and Megha Maheshwari, A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm. In this paper, a modified delayed least means square (DLMS) adaptive algorithm to achieve lower adaptation-delay and proposed an efficient pipelined architecture for implementation of adaptive filter. They shown that the proposed DLMS adaptive filter can be implemented by a pipelined inner-product computation unit which is use for calculation of feedback mean-square error and a pipelined updated value of weights unit, which consisting of N parallel multiplies accumulators for filter order N. They suggested a modified DLMS adaptive algorithm to achieve less adaptation-delay compared with the conventional DLMS algorithm, and shown that the proposed DLMS algorithm can be implemented efficiently by a pipelined inner product computation unit and parallel and pipelined weight update unit using carry-save reductions. Substantial reduction of adaptation-delay ADP and EDS over the existing structures has been achieved by the proposed design [13].

Another important implementation by K.R.Santha and V Vaidehi, A New Pipelined Architecture for the DLMS Algorithm. This paper presents a design of a systolic array architecture for the 1-dimensional Finite Impulse Response adaptive filter. The design is based on the Delayed Least Mean Squares algorithm (DLMS). The performance of the proposed design is analyzed in terms of speed up, adaptation delay and
throughput. The different N-tap 1-D adaptive filters are analyzed and it is shown that the proposed scheme is superior in terms of adaptation delay, speed and throughput without the need for additional hardware [14].

Another important implementation by Lan-Da Van and Wu-Shiung Feng, Efficient Systolic Architectures for 1-D and 2-D DLMS Adaptive Digital. Two efficient $N^\text{th}$ tap 1-D and window size $N \times N$ 2-D systolic adaptive digital filters utilizing the tree-systolic PE has been presented in this paper. Under considering maximum number of tap-connections of the feedback error signal, the practical rule to decide the optimized tree level without sacrificing the systolic characteristics is provided. At last, they verify 1-D and 2-D efficient systolic architectures via applications of adaptive equalizer and image restoration [15].

Another important implementation by S. Ramanathan and V. Visvanathan, A Systolic Architecture for LMS Adaptive Filtering with Minimal Adaptation Delay. This paper presented a systolic architecture with minimum adaptation delay and input/output latency, which is responsible for improving the convergence behavior to near that of the original LMS algorithm. The architecture is synthesized by using a number of function preserving transformations on the signal flow graph representation of the delayed LMS algorithm. With the use of carry-save arithmetic, the systolic folded pipelined architecture can support very high sampling rates removing only by the delay of a full adder [16].

Another important implementation by Basant K. Mohanty, Promod K.Meher, Delayed Block LMS Algorithm and concurrent architecture for high-speed implementation of Adaptive FIR Filter. In this paper, proposed the DBLMS algorithm which takes a block of $L$ input samples and yields a block of $L$ outputs in every training cycle. The simulation result shows that the performance of DBLMS algorithm is equivalent to that of the DLMS algorithm. However, the DBLMS algorithm offers $L$ fold higher parallelism compared with the DLMS algorithm. We have utilized the inherent parallelism in DBLMS algorithm to derive a highly concurrent systolic-like architecture for high-speed implementation of adaptive FIR filter. The proposed structure can provide $L$ times higher throughput compared with the existing pipelined structures [17].

Another important implementation by Hesam Ariyadoost, Yousef S. Kavian, Karim Ansari-As, Performance Evaluation of LMS and DLMS Digital Adaptive FIR Filters by Realization on FPGA. In this paper implement the adaptive digital Least Mean Square (LMS) and delayed-LMS (DLMS) Finite Impulse Response (FIR) filters on Field Programmable Gate Array (FPGA) chips for typical noise cancellation applications and compare the behavior of LMS and DLMS adaptive algorithms in terms of chip area utilization and the filter critical path time or filter frequency. The direct FIR architecture is considered for filter designing and the VHDL hardware description language is used for algorithm modelling. Demonstrate that the DLMS algorithm which has a pipeline architecture is faster than LMS algorithm while it uses more chip area due to using extra registers.

3. PROPOSED WORK

Proposed work use Systolic Array architecture, which consist of no of processing element connected to one another, basic processing element of systolic architecture is as shown in Figure 4.

![Figure 4. PE of systolic Architecture](image-url)

Where $A$, $B$ and $C$ are the matrices with order $m \times k$, $k \times n$, and $m \times n$ respectively. Each PE of systolic array consist multiplier and accumulator unit which perform multiplication of elements comes as an input to the PE and accumulates to the corresponding result into the same PE and then elements will be
passed to neighbor PE in the systolic array. First elements $\alpha_{i,j}$ in row $i$ of matrix $A$ are injected first into PE as pipeline with the sequence $\alpha_{i,k}$ and the input time to the element of $\alpha_{i+1,j}$ is one time unit later than $\alpha_{i,j}$. Similarly, elements $b_{i,j}$ in column $j$ of matrix $B$ are injected first into PE as pipeline with the sequence of $b_{k,j}$ and the input time to the element of the sequence of $b_{k,j+1}$ is one time unit later than $b_{k,j}$. The architecture of PE in this approach is shown in Figure 4 which performs the Multiplication and Accumulation on data.

Figure 5 shows the direct forms of DLMS FIR filters, which mainly consists of shift registers, adders and multipliers. The signal samples are multiplied by filter coefficients and are gathered together in the adder block. The DLMS FIR filter consists of some registers in feedback line.

Figure 6 shows efficiently realizable systolic architecture of the DLMS adaptive digital filter. Where unit delay is denoted by $z^{-1}$, we insert a unit delay element in the feedback path so as to maintain the lowest critical period. And observe that when $p$ is equal to zero, this architecture can be reduced to a fully pipelined architecture. On the other hand, if $p$ is greater than zero, this architecture performs better convergence without sacrificing systolic features.

Figure 6 shows the direct form of DLMS adaptive FIR filter. The direct form of DLMS adaptive FIR filter consists of no. of PE's connected to one another. No of PE's is equal to the no of Taps of an FIR filter. Propose work design for 4-Tap Fir filter therefore no PE's equal to 4. If Taps of filter increase then no of PE’s increase. This architecture is use for obtaining mean square error. This MSE is again use for obtaining updated value of weight coefficient and the procedure is continuous until we get minimum MSE. Shows different simulation result and find out time require for obtaining minimum MSE for different input, and desired output combination.
4. SIMULATION RESULT

The simulation results for realization of adaptive digital FIR filters using DLMS algorithm on FPGA chip are presented and the performances of DLMS algorithm is obtain in terms of chip area utilization and time require for minimum MSE. The digital adaptive filters were modeled by VHDL and implemented on Spartan 3 FPGA family. The Xilinx and modelsim software was used for synthesize and simulation of VHDL codes.

Initially the filter weights $w_0$, $w_1$, $w_2$, and $w_3$ are assumed to be zero and obtain the updated value for reducing the error using the inputs information and error values. In these simulation results the learning factor was assumed to be $\mu=0.5$. Simulation result for different input and desired output combination are as shown in the Figures 7-10.

Figure 7. Simulation result for Xin=8 and Din=18

Figure 8. Simulation result for Xin=20 and Din=40

Figure 9. Simulation result for Xin=30 and Din=60

Figure 10. Simulation result for Xin=40 and Din=90
5. CONCLUSION

Systolic architecture is use for design of multiplier, matrix multiplication & many DSP application i.e. RLS algorithm, LMS algorithm and FIR filter. Low adaption delay architecture for implementation of DLMS adaptive filter is achieved by using an efficient implementation of systolic architecture. By involving the concept of pipelining and parallel processing into systolic architecture highly reduce adaption delay, chip area and power consumption. Design observes different adaption delay chip area and power consumption for different input and desired output combination. The proposed structure significantly involves less adaption delay chip area and power consumption as compared to the existing structures. Systolic architecture of DLMS algorithm is implemented and obtain improved result in compared with conventional method.

REFERENCES